Home / Search / Nano Interconnects: Device Physics, Modeling and Simulation
Cover of Nano Interconnects: Device Physics, Modeling and Simulation
ISBN-13 · 9780367610487ISBN-10 · 0367610485Publisher · CRC PressFormat · Hardcover, 216 pagesPublished · 2021Language · English

Nano Interconnects: Device Physics, Modeling and Simulation

Rent this book

Free return shipping included
Total rental price$86.37

Please Note: Rental books are typically used and do not come with any unused access code cards.

Return by 2026-10-26. Prepaid return label included; extend at any point for the difference in price.

Buy from a seller

Bookface-OutletShips from CA
GoodTypical used book with minor wear and signs of use. May have some highlighting or writing.
233.74

About this book

This textbook comprehensively covers on-chip interconnect dimension and application of carbon nanomaterials for modeling VLSI interconnect and buffer circuits.

It provides analysis of ultra-low power high speed nano-interconnects based on different facets such as material modeling, circuit modeling and the adoption of repeater insertion strategies and measurement techniques. It covers important topics including on-chip interconnects, interconnect modeling, electrical impedance modeling of on-chip interconnects, modeling of repeater buffer and variability analysis. Pedagogical features including solved problems and unsolved exercises are interspersed throughout the text for better understanding.

Aimed at senior undergraduate and graduate students in the field of electrical engineering, electronics and communications engineering for courses on Advanced VLSI Interconnects/Advanced VLSI Design/VLSI Interconnects/VLSI Design Automation and Techniques, this book:

  • Provides comprehensive coverage of fundamental concepts related to nanotube transistors and interconnects.
  • Discusses properties and performance of practical nanotube devices and related applications.
  • Covers physical and electrical phenomena of carbon nanotubes, as well as applications enabled by this nanotechnology.
  • Discusses the structure, properties, and characteristics of graphene-based on-chip interconnect.
  • Examines interconnect power and interconnect delay issues arising due to downscaling of device size.