Home / Search / System-On-Chip Test Architectures: Nanometer Design for Testability Volume .
ISBN-13 · 9780123739735ISBN-10 · 012373973XPublisher · Morgan Kaufmann PublishersFormat · Hardcover, 896 pagesPublished · 2007Language · English
System-On-Chip Test Architectures: Nanometer Design for Testability Volume .
Rent this book
Free return shipping includedTotal rental price$64.82
Please Note: Rental books are typically used and do not come with any unused access code cards.
Return by 2026-10-26. Prepaid return label included; extend at any point for the difference in price.
Buy from a seller
Bookface-OutletShips from CA
GoodTypical used book with minor wear and signs of use. May have some highlighting or writing.
127.58
About this book
Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.